I. INTRODUCTION
C ARBON nanotubes (CNTs) have the same properties of conductors and semiconductors. They are utilized in the field-effect transistors (FETs) as an alternative to conventional channels to provide CNFET devices, being considered as promising devices that could be substituted for CMOS by continuing scaling trends in semiconductor technology in the future omid.khorgami1@gmail.com; baghari.asli.j@gmail.com; smhosseini@guilan.ac.ir).
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Digital Object Identifier 10.1109/TNANO.2018.2822599 [1] . Despite the intensive researches on the CNFETs in digital circuits and applications [2] - [11] , few works can be found on CNFET applications in analog and RF domain; some of them are limited to presenting the lumped model for CNFET structures as impedance matching components via metal contacts [12] ; other studies have focused on the CNFET unity gain frequency, f T , as a RF property which is given by v F /(2πL g ) for the Fermi velocity of v F and gate length of L g [13] , and also have performed CNFET device level considerations [14] - [16] . Moreover, RF building blocks features such as noise, linearity, power, and bandwidth have been reviewed in [17] - [19] . Since the mentioned works indicate that CNFET can be utilized in RF applications, a simplified user-friendly I-V equation according to CNFET parameters is required at the first step of analog/RF integrated circuit (IC) design. In particular, apart from our preliminary work [20] , there exists no user-friendly I-V equation for CNFET as clear as MOSFET. In [21] , [22] , optimum analog CNFET-based circuit design is suggested; however, their design methods are just focused on sweeping the CNFET geometric design parameters. On the other hand, from experimental point of view, there are some experiments obtained from the fabricated CNFETs with the channel length of 350 nm −1 μm in RF domain, which are categorized as long channel devices, and some noise analysis are performed [23] , [12] . However, considering short channel devices with minimum size channel length is desirable to achieve the inherent capability of CNFETs in terms of noise and bandwidth in comparison with MOSFETs [24] . In overall, introducing a closed-form user-friendly I-V equation for short channel CNFET devices by employing a relation between CNFET parameters meeting the experimental results could be a primary requirement to have more details for CNFET-based RF IC design. Stanford CNFET model [25]- [28] provides a precise explanation of the electrical behavior of the intrinsic and additional doped CNTs. It has strong physical aspects such as transcapacitance network for intrinsic and doped CNTs, carrier scattering, parasitic capacitance, and screen effect. Apart from the mentioned features, it has a high accuracy with respect to the experimental results obtained from the fabricated CNFETs [28] . As well, it is notable that in the Stanford CNFET model, the transistor is considered as a short channel device with the channel length in the range of 10-100 nm in which the transport is quasi-ballistic. Additionally, a qualitative noise analysis is performed in [29] on short channel CNFETs based on the Stanford CNFET model.
As it is mentioned earlier, CNFET devices can be utilized in RF applications like low noise amplifiers (LNA), which are one of the essential blocks in receiver architectures. Moreover, the trend towards broadband LNAs in modern and future communication systems is due to covering multi-band frequencies, simultaneously, and reducing the total power by eliminating the extra components. Nevertheless, the design of broadband LNAs has conflicts in several aspects. One challenge is to achieve a low noise figure (NF) less than 3 dB as well as maintaining impedance matching over several gigahertz bandwidth. Utilizing the CNFET technology in conjunction with RF circuit techniques makes it possible to meet suitable circumstances for designing broadband CNFET-based LNAs. In order that, a theoretical background like prior technologies is needed. I-V equation at this background aids designers to acquire predictable consideration about CNFET's behavior. This work aims to extract a closed-form I-V equation for short channel CNFETs through which the design of RF circuits like broadband CNFET-based LNA would be easier.
This paper is organized as follows. In Section II, a closedform I-V equation is extracted for short channel CNFETs in the saturation region based on the Stanford model and ballistic relation of one channel CNFET. To obtain this goal, firstly, the ballistic relation is simplified to a closed-form I-V equation, and then, the parameters are estimated through the fitting algorithm by means of ICCAP software and least square (LS), respectively. After that and in Section III, a quantitative noise analysis is performed at the circuit level for a short channel CNFET based on the Stanford model. The theoretical design of a CNFETbased broadband LNA is discussed, and then, its performance is compared to the CMOS-based LNA in Sections IV and V, respectively. It is then followed by conclusion in Section VI.
II. CLOSED-FORM I-V EQUATION OF THE UNCORRELATED CHANNEL CNFET IN THE SATURATION REGION

A. Basis of CNFETs
A 3D view of CNFET is illustrated in Fig. 1 (a) in which its channels are formed by intrinsic semiconductors of carbon nanotubes. The geometric parameters D, W, N , and S indicate the diameter of the CNT, the transistor gate width, number of channels, and distance between centers of two adjacent CNTs, respectively. The relevance between these parameters is given by (1) [22] . Moreover, the parameter D has an inverse relation with the threshold voltage of CNTs, V th , which is considered as half of the band gap energy, E g , and it is expressed as (2) [30] .
where q is the electron charge. If the chirality vector is assumed as C h = (n 1 , n 2 ), the parameter D can be expressed as below [30] :
where a c is the graphene lattice constant. (4), and the gate-channel electrostatic oxide capacitance per channel per unit length, C ox , as (5) [30] .
in which t, v F , and V GS are the dividing factor, Fermi velocity of the CNT carriers, and its gate-source voltage, respectively. As a matter of fact, due to the position of the intrinsic CNTs, the oxide capacitors, i.e., gate-channel capacitors, are separated to middle, C ox,m , and edge, C ox,e , capacitors, as shown in the Fig. 1 (c) [26] , [28] . The relation between these two oxide capacitors can be expressed as below:
). tanh(
where h ox , k ox , k S ub , and r are the distance between the center of CNTs to the gate of the device, the gate oxide dielectric coefficient, the substrate dielectric coefficient, and the radius of the CNTs, respectively. The factor η c shows the electrostatic effect of the adjacent channels on the middle channel which makes its capacitor to be different from the edge capacitor. However, in accordance with [26] and by assuming S greater than 20 nm, η c is negligible. Therefore, the value of oxide capacitor per channel per unit length can be written as follows:
S > 20 nm (8) in which ε 0 is vacuum permittivity. From electromagnetic point of view, the current of channels may be influenced by the adjacent channels because of the magnetic coupling between the near channels. It is feasible to specify these influences by calculating the magnetic field from nearest channel on target one, B, via the magnetic law, as below:
where μ 0 and L c are the permeability and half-length of each CNT, respectively. For a typical CNT, I c is the DC drain-source current of each channel in the range of micro ampere, L c and S are in the range of nanometer, giving the acquired B in the range of 10 −4 T. Such a small magnetic field cannot influence the current of the target channel [31] .
In the light of the electrostatic and electromagnetic effects, generally, CNFET channels can be classified as correlated and uncorrelated channels. Namely, the current of the uncorrelated channel is not influenced by the adjacent channels currents. Indeed, for S greater than 20 nm all channels have similar properties, i.e., η c is approximately equal to zero. By contrast, for the correlated channels, S lower than 20 nm, the current of target channel is affected by other channels via the electrostatic capacitances and electromagnetic fields.
B. Description of the Closed-Form I-V Equation
As mentioned in prior sections, the Stanford model does not provide any straightforward closed-form I-V equation for the design of CNFET devices. For instance, in the Stanford model level 2, by considering the charge conservation equations [27] , I D of the short channel CNFET with the drain-source voltage of V D S in the saturation region is expressed as below:
where V π , Ω, h, KT , and λ op are the carbon π − π band energy, optical phonon-energy, Planck's constant, thermal energy, and optical phonon-scattering mean free path, respectively. The energy of states E(k m , k l ) is undeniable which is related to the wave number circumferential direction k m and wave number current flow direction k l . In this case, m and l signify the mth and lth discrete sub-band in circumferential and current flow directions, respectively [27] . Nevertheless, to provide a closed-form I-V relation, considering some simplifications are required. The ballistic relation of one channel CNFET current is as follows [32] :
For the saturation region, V D S > V GS − V th , it is irrefutable that the positive portion is dominated. Therefore, the saturation current can be expressed as below:.
Due to the value of KT , which is lower than (qϕ S − E g /2), the term 1 in (10) is neglected in comparison to the exponential term. As a result, the I-V equation can be obtained by substituting (2), (4), and (5) in (12), as follows:
where g c is the transconductance of each CNT. Therefore, the ideal I-V equation for the short channel CNFET with N uncorrelated channels can be written as below:
C. Validation of the Closed-Form I-V Equation
Since the Stanford model is available for ballistic short channel CNFETs, in order to validate the obtained closed-form equation given by (14) , an optimization and curve fitting algorithm is applied on the CNFET by targeting the Stanford model. For doing it, the estimated closed-form I-V formula output is compared with the target system output, Stanford model, and the generated error is used to adjust the estimated formula coefficients.
The relation between the drain saturation current, I, and gatesource voltage, v, of the transistor in the ballistic transport is as follows: (15) in which v th is the threshold voltage of CNFET. The exponent characteristic, p, must be between 1 and 1.5 [33] . There are three parameters to fit, p, α, and v th . The ICCAP software is used to fit these three parameters, simultaneously. First, the results provided by the Stanford model are imported to ICCAP as a measurement. Then a Verilog-A model involving Eq. (15) is implemented. ICCAP, coupled with Spectre performs simulations on the Verilog-A model, adjusts the parameters step by step in order to match the measurement. Fig. 2 illustrates the estimated parameter p versus N, D, and S which are swept in practical ranges. As it is obvious, the abundance of p reaches the maximum value where it is between 0.94 and 1. As a result, it is considered that p is approximately equal to 1. Therefore, (15) can be updated as below:
where v th and α are equal to θ 1 and − θ 0 / θ 1 , respectively. As it can be seen, Eq. (16) is linear with respect to θ 0 and θ 1 . Thus it can be identified by LS method. This structure is illustrated in Fig. 3 , where the estimated current and error are denoted by I est and e, respectively. Estimated coefficients vector, θ, containing θ 0 and θ 1 , is achieved by using the LS method as below:
where V represents the input matrix. Since the CNFET parameters are affected by geometric variations such as D, S, and N , changing one of the geometric parameters in each case for the input voltage from 0 to 2 V, while considering the others fixed, and extracting the drain current, the estimated coefficients vector is obtained via the LS method, as given in Table I and Fig. 4 . It is noted that the drain voltage of the CNFET is tuned at the saturation region. As it is shown in Fig. 5 , the estimated formula in (16) (dash line) has a good agreement with the target obtained from the Stanford model. According to Fig. 5(a) , increasing N causes an increase in the drain current. If the number of channels becomes β times larger, the coefficient α will be increased by a factor of β, while v th will be constant (Fig. 4(a) ). The reason can be attributed to the parallel channels. On the other hand, for the variations of S greater than 20 nm, the drain current will be constant ( Fig. 5(b) ). In addition, the coefficient α and v th will be constant, too.
In order to consider the effect of diameter on the drain current of CNFET, zigzag CNTs, i.e., CNTs with n 2 = 0 in (3), are considered. The increment of n 1 will cause to increase D and C ox according to (3) and (8), respectively, and to decrease V th based on (2), corresponding to the increment of coefficient α and reduction of v th , obtained in Figs. 4(b) and 5(c).
From the obtained results, it can be concluded that the coefficient α (transconductance) is proportional to the multiplication of the number of channels and the capacitance. Moreover, according to the transconductance unit, it is noticed that the coefficient α is approximately equal to NC t υ C N T and the saturated drain current given in (16) can be updated as below: (18) in which, υ C N T and C t are the carrier velocity and equivalent capacitance per unit length of the CNTs, respectively. If it is assumed that C t −1 = C q −1 + C ox −1 and v th = V th /t, an acceptable matching will be found between the I-V closed-form equations given by (18) and (14) for uncorrelated short channel CNFETs. In order to validate the accuracy of the proposed closed-form I-V equation for CNFET in the saturation region, it is compared with the experimental results of [34] , as it is shown in Fig. 6 , in which the obtained mean-square error is in the order of 10 −14 A. 
III. OVERVIEW OF SHORT CHANNEL CNFET NOISE ANALYSIS
A qualitative noise analysis on a one channel CNFET based on the Stanford CNFET model is performed in [29] . However, one channel CNFET cannot afford the RF application requirements like current and power demands. Hence, it is needed that a multiple channel CNFET is considered from noise analysis point of view to satisfy these necessities. This section provides a noise analysis for the short channel CNFET with N channels based on the Stanford model by taking into account both the uncorrelated and correlated channels.
A. Uncorrelated Channels
As it is men tioned before, the CNFET channels are uncorrelated for S greater than 20 nm. In addition, two regions of saturation and triode are considered here.
1) Saturation Region:
The saturation current in CNFETs is due to the invariance of carrier density while it appears in MOSFETs due to the pinch-off effect. Additionally, the short channel effect limiting the MOSFETs output resistance has no significant impact on the CNFETs. The simplified equivalent circuit of the CNFET based on the Stanford model is shown in Fig. 7(a) , where R S and R d represent the channel resistors at the source and drain regions, respectively, and r o is the output resistance of the device which is near to 100 MΩ per channel [28] , [35] . It should be noted that the contact resistor of source/drain metal electrode described in [28] is smaller than R S /R d . Furthermore, since the magnetic inductance is about four times smaller than the kinetic inductance, the magnetic inductance is ignored in the CNFET Stanford model. As a result, the contact resistors and magnetic inductance are not taken into account in the equivalent circuit.
According to [28] , the CNFET intrinsic channel, CNFET_L1, in conjunction with the drain and source regions, CNFET_L2, forms a one channel CNFET. The equivalent transconductance of the CNFET_L2 can be expressed as follows:
where g c and g int represent the CNFET_L2 and intrinsic transconductance, respectively. It is accepted that flicker and shot noises are the dominant noise sources in a short channel CNFET [29] . There are three main noise sources in the CNTFET_L2 consisting of the intrinsic channel equivalent noise (shot and flicker noises), and the doped channel drain/source region shot noises ( Fig. 7(a) ). However, the flicker noise is neglected at high frequencies because of its inverse relation with frequency. The equations of different noises per unit bandwidth can be expressed as below:
where I D ,L2 , f, α H , and n are the drain current of CN-FET_L2, frequency, technology-dependent constant, and number of charge carriers in the semiconductor, respectively. Moreover, F dop and F are doped and intrinsic channel's Fano factor, respectively. According to [29] , [36] , α H and F dop are approximately equal to 10 −4 and 0.3 by considering manufacturing results. On the other side, although there is no experimental results for intrinsic short channel shot noise, its theoritical model is widely reported in the litreture [37] in which F is between 0 and 1 for the saturation current and has a reverse relation to I D ,L2 . By considering the high output impedance, the noise of R d has no significant effect on the CNFET_L2 equivalent current noise, i n,cht , shown in Fig. 7(b) . As a result, it can be expressed as below: (23) where G 1 and G 2 are the transfer gains which are equal to (g int R s / (1 + g int R S )) 2 and (1/ (1 + g int R S )) 2 , respectively. The total current of the CNFET with N channels consists of the edge channels current, I D ,L2,e , and middle channels current, I D ,L2,m . Therefore, the equivalent noise includes two parts: edge channels noise, i n,cht,e , and middle channels noise, i n,cht,m , obtained by substituting edge Fano factor, F e , edge intrinsic transconductance, g int,e , and I D ,L2,e as well as middle Fano factor, F m , middle intrinsic transconductance, g int,m , and I D ,L2,m in Eqs. (20)- (23), respectively. As a result, total noise of the CNFET with N channels, i n,tot , (Fig. 7(c) ), is equal to:
However, for uncorrelated channels, i n,cht,m and i n,cht,e will be equal [20] . Therefore, total noise of the CNFET with N uncorrelated channels, i n,tot,un , can be expressed as below: in which g c is equal to C t υ C N T obtained from (14) and (18) . In addition, the coefficient H m is defined as below:
It is clear that H m has a reverse relation to temperature, and hence, (26) is independent of temperature.
2) Triode Region: In the triode region, the intrinsic channel drain current has a linear behavior versus drain-source voltage. As a result, the intrinsic channel resistance R ds will be decreased with respect to r o . The CNFET small signal model based on the Stanford model in the triode region is shown in Fig. 8 [28] . The equivalent current noise can be calculated as below:
In addition, the total noise equation for N uncorrelated channels is as follows:
If it is assumed that R m is the total resistance of N uncorrel ated channels of CNFET and by considering R m ,L2 , the (30) in which, J m is defined as follows:
For a similar reason, Eq. (30) has no temperature dependency due to the inverse relation between J m and temperature.
B. Correlated Channels
The noise theoretical overview can be perused for correlated channels which their currents are influenced by neighboring channels current (η c = 0). In this circumstances, by taking (6), (7) , and (10) 
Because of this difference between the edge and middle channels current, F, G 1 and G 2 will change, too. With regards to (24) and by considering G 1,e , G 2,e and G 1,m , G 2,m as the transfer gains of edge and middle channels, respectively, and σ = F m − F e , ΔG 1 = G 1,m − G 1,e , and ΔG 2 = G 2,m − G 2,e , total noise of the CNFET with N correlated channels, i n,tot,C , is achieved as below:
As it is clear in (33), the correlated term of i n,tot,C corresponds to η c , ΔG 1 , ΔG 2 , and σ. Hence, it is expected that (33) will become equal to (25) under uncorrelated situation when these factors proceed to zero.
IV. BROADBAND CNFET-BASED LNA DESIGN
LNA architectures are generally categorized to common-gate and common-source structures [38] . The common-gate (CG) architecture demonstrates superior isolation and stability thanks to the lack of Miller effect of gate-drain capacitance, C gd . In addition, due to its constant wideband input impedance, it can be considered as a good candidate for wide-band impedance matching, without using additional components, while preserving area consumption and avoiding from more resistance losses of on-chip inductors [39] . Beside the proper characteristics mentioned regarding the common-gate architecture, its noise performance is limited by the input matching condition due to fixing the device transconductance by the antenna output resistance. Therefore, noise reduction techniques are necessitated to be applied in order to improve the noise performance of CG LNAs for utilizing their wide bandwidth features [40] . There are some techniques to enhance the noise performance of the broadband LNAs (e.g., feedback and feedforward). The circuit noise is greatly dependent on the transconductance ratio of transistors (i.e., mismatch) in the feedforward techniques while this limitation is not significant in the feedback ones [41] . As a result, the negative feedback structure is used here to design the proposed broadband CNFET-based LNA.
The proposed broadband CNFET-based CG LNA topology is depicted in Fig. 9 . It consists of two negative feedbacks which are applied by M 2 and M 3 , while the signal is transferred towards the output by the common-gate transistor M 1 . The common-source transistor M 2 boosts the transconductance of M 1 . R b sets the extra path to the power supply to compensate the difference in the transconductance of M 2 and M 3 . Since, the total capacitance of the input device in the CNFET technology is very low over the bandwidth there is no need to any inductor over the large bandwidth such as 3 to 38 GHz. As a result, the resistor R p is used here as the input terminal resistor instead of the conventional spiral inductors resulting in a broadband CNFET-based inductor-less CG LNA with reduced area. It is noticed that by carefully design of R p , it is possible to reduce its noise effect. Moreover, transistor M 4 , biased in triode region with equivalent resistance of R L , provides an active load at the output terminal that used instead of conventional resistors to decrease the total noise. Finally, transistor M 5 buffers the output signal to provide a matching condition.
A. Input Impedance Matching
The in-band LNA impedance can be yield as (34) : (34) in which, C in is due to the parasite capacitors at the input which is very low. g m i denotes the total transconductance of transistor M i which is equal to Ng c for N uncorrelated channels. By assuming g m 3 R b (1 + g m 1 R L ) and g m 3 smaller than one and g m 2 , respectively, and considering R p at least 10 times than R S ource (source resistance), (34) can be simplified as Eq. (35):
The input impedance Z in should be equal to R sour ce for establishing the matching condition.
B. Gain and Bandwidth
As it is shown in Fig. 9 , in terms of input impedance matching, the voltage gain from V S to V out can be calculated as follows:
According to the primary assumptions, (36) can be simplified as below: Moreover, the bandwidth is equal to 1/(R L C P ) in which C P is the parasite capacitance at the drain of M 1 . We expect a high bandwidth due to the quantum capacitors of the CNFET [27] .
C. Noise Analysis
The circuit noise sources consist of the CNFETs channel noise and the thermal noise of resistors. To calculate the noise figure, the ratio of the total noise due to all noise sources and the noise due to the source resistance is needed.
The voltage gain V k /V in is calculated as below:
Fig . 10 shows the equivalent circuit with its noise sources where the voltage gain A equals g m 2 R b and the noises of M 1 , M 2 , M 3 , and R b are defined as an accumulated noise source V n,k at node k. In addition, the voltage gain V n,out /V n,k can be calculated as follows:
Due to the matching condition, R sour ce = (g m 1 (1 + A)) −1 , (39) is simplified as below:
The power spectral density of the noise components at the output of the first stage, the drain of M 1 , within LNA's bandwidth can be obtained as follows:
The thermal current noises of R p and R sour ce are transferred to the output with the same power gain as follows:
Therefore, the noise figure is obtained as below:
The circuit has been designed in a way that A or g m 2 R b are much higher than one, thus the noise effects of M 1 , M 2 , M 3 , and R b on the noise figure would be insignificant. Moreover, the coefficients H m 1 , H m 2 , H m 3 , and J m 4 are less than one, and hence, they can reduce the noise figure. All in all, the most important noise sources are R p and R L which should be designed, accurately.
According to (20) , there is a dependency among the intrinsic shot noise and F . On the other hand, NF is influenced by F . To determine this influence, the ratio of changes in NF (ΔNF ) to the variations of F (ΔF ) due to the circuit components M 1 , M 2 , M 3 , and M 4 are expressed as below:
Suffice it to mention that, ΔNF is impressed a bit by ΔF in accord with the primary design assumptions expressed through this section.
V. RESULTS
The broadband CNFET-based LNA is designed and characterized in HSPICE based on the 32 nm Stanford model [25] and 1 V power supply. Although the Stanford model is validated by experimental results [28] , it has not any noise sources. As a result, its compact noise model presented in [29] and [42] is extended here for N channels CNFET and is taken into account via Veriloge-A for design of the LNA.
It is noted that, taking technological process into account for design parameters of CNFET devices is needed as practical aspects. Namely, although the CNT diameter variations and mispositioning of CNTs are considered as types of manufacturing process faults, the mechanism which is taken in [43] provides aligned arrays of CNTs perfectly while the diameters range from 0.5 to 3 nm within 10% standard deviations. In addition, although the diameter variations make unwanted metallic CNTs, they can be removed by thermocapillary resist as a promising approach [44] . Moreover, a majority of issues related to the fabrication process of CNFET has been solved and fabricated CNFETs are scaled down with minimum S equal to 4 nm [45] . On the other hand, increasing the CNTs density in the form of high performance CNFETs for the future electronics looks promising. For instance, the CNTs density is enlarged up to 45-55 CNTs/μm [46] . Due to these facts, it is significant to study the capability of systems designed in forthcoming technology. In this regard, the values of D, S, and CNTs density are set to 3 nm, 20 nm, and 51 CNTs/µm, respectively.
The maximum transconductance per channel is reached by maximizing the practical diameter; hence, D is set to 3 nm. On the other hand, in order to have uncorrelated channels, S is set to 20 nm. As a result, the major design factor is the parameter N . In the design, we select the gate-source bias voltage; then the desired total current and transconductance can be obtained by selecting the proper N based on the acquired closed-form I-V equation. In this regard, the ratio of Tables II and III , respectively. Fig. 11 illustrates ΔNF/ΔF due to each component of the LNA. As it can be seen, small variation of F will not cause significant variation in ΔNF . For example, the variation of 0.1 for F will cause the maximum changes about 0.3 for ΔNF/ΔF . Thus, the ΔNF will be equal to 0.03 which cannot have a significant influence on the total NF . Fig. 12 indicates the contribution of different components of the broadband CNFET-based LNA on the output noise power spectral density at the drain of M 1 . As it can be seen, in the frequency bandwidth of 3-38 GHz, there is an acceptable match between the analytical and simulation results.
The noise figure and gain of the LNA are shown in Fig. 13 . Over the bandwidth (3 to 38 GHz); the noise figure is less than 1.5 dB and the gain equals 14.7 dB and drops just 1 dB over the entire bandwidth. Fig. 14 shows the noise figure versus |Z s /Z 0 | in which Z s is the source impedance and Z 0 is equal to 50 Ω. As it is obvious, the optimum noise figure, NF min , is acquired around the source impedance of 50 Ω, approximately. S 11 and S 22 are metrics of impedance matching with 50 Ω resistor at the input and output of the LNA, respectively. To make impedance matching at the output, a buffer is used which has insignificant effect on the gain while establishing a better matching. As it is illustrated in Fig. 15(a) , the parameter at the entire frequency range, and hence, the system can be assumed as a unilateral device. As a result, the stability creteria can be obtained by checking |S11| and |S22|. It is acceptable that in this circumstances, when |S11| and |S22| become less than 1, the system is likely unconditionally stable. Additionally, for taking the phase behaviour into account, S 11 and S 22 are displayed on the Smith chart (Fig. 15(b) ). These graphs are approximately located around the center of Smith chart where the reflection coefficient is zero.
The linearity parameters IIP 3 and IIP 2 of the proposed CNFET-based LNA are shown in Fig. 16 . For this purpose,two frequencies of 6 GHz and 6.5 GHz are applied as the input signals of the LNA. As it can be seen,IIP 3 and IIP 2 of 1.7 dBm and 1.9 dBm have been reached.
In overall, Table IV lists the performance of the broadband CNFET-based LNA which is compared with recently published LNAs. The proposed circuit benefits from low NF, very high frequency range, and high linearity with moderate power consumption, while no passive spiral inductor has been utilized in its structure 
